×

Modeling method for development of digital system algorithms based on programmable logic devices. (English. Russian original) Zbl 1466.94065

Cybern. Syst. Anal. 56, No. 5, 710-717 (2020); translation from Kibern. Sist. Anal. 2020, No. 5, 29-37 (2020).
Summary: The paper deals with state-of-the-art trends in the field of automated hardware development, specifically development of digital systems using programmable logic integrated circuits, as exemplified by field-programmable logic arrays. The paper suggests a modeling method of development using an algebraic model of design specifications, requirements and binary codes in order to apply formal methods of verification, model-based testing, as well as methods of algebraic matching. The specifications of the algebraic hardware model are behavior algebra determined on a set of actions and behaviors.

MSC:

94C11 Switching theory, applications of Boolean algebras to circuits and networks

Software:

GitHub
PDFBibTeX XMLCite
Full Text: DOI

References:

[1] FPGA. URL: www.intel.com/content/www/us/en/products/programmable/fpga/new-to-fpgas/resource-center/overview.html. · Zbl 1020.68611
[2] V-model. URL: https://www.testingexcellence.com/v-model-in-software-testing/.
[3] VHDL. URL: www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/vhdl.html.
[4] SystemVerilog. URL: www.asic-world.com/systemverilog/tutorial.html.
[5] Cadence. URL: www.cadence.com/.
[6] Xilinx. URL: www.xilinx.com.
[7] Synopsis. URL: www.synopsys.com.
[8] Potium. URL: www.cadence.com/en_US/home/tools/system-design-and-verification/fpga-basedprototyping/protium-s1-fpga-based-prototyping-platform.html.
[9] Quartus. URL: www.intel.com/content/www/us/en/programmable/downloads/download-center.html
[10] BPMN. URL: www.bpmn.org/.
[11] Recommendation ITU-T Z.151, User Requirements Notation (URN) — Language definition.
[12] UML. URL: www.uml.org/.
[13] Letichevsky, A.; Letychevskyi, O.; Peschanenko, V., Insertion modeling and its applications, Computer Science J. of Moldova, Vol. 24, Iss., 3, 357-370 (2016) · Zbl 1390.68479
[14] A. Letichevsky and D. Gilbert, “A model for interaction of agents and environments,” in: D. Bert and C. Choppy (eds.), Recent Trends in Algebraic Development Technique; Lecture Notes in Computer Science, Springer-Verlag, Berlin-Heidelberg, Vol. 1827, 311-328 (2000). · Zbl 0966.68149
[15] Z3 Decision Procedure. URL: https://github.com/Z3Prover/z3.
[16] CVC4 Decision Procedure. URL: http://cvc4.cs.stanford.edu.
[17] Letichevsky, A.; Kudryavtsev, VB; Rosenberg, IG; Goldstein, M., Algebra of behavior transformations and its applications, Structural Theory of Automata, Semigroups, and Universal Algebra, NATO Science Series II: Mathematics, Physics and Chemistry, Springer, Dordrecht, Vol. 207, 241-272 (2005) · Zbl 1087.68065
[18] O. Letychevskyi and A. Letichevsky, “Predicate transformers and system verification,” in: Proc. Third International Workshop on Symbolic Computation in Software Science (SCSS 2010) (Hagenberg, Austria, 29-30 July, 2010), Hagenberg (2010), pp. 148-149.
[19] A. Letichevsky, A. Godlevsky, A. Guba, A. Kolchin, O. Letychevskyi, and V. Peschanenko, “Invariants in symbolic modeling and verification of requirements,” in: Proc. 9th Conference Computer Science and Information Technologies (CSIT 2013) (Yerevan, Armenia, 23-27 September, 2013), Yerevan (2013), pp. 23-27.
[20] L. Reva, L. Kulanov, and V. Kharchenko, “Design fault injection-based technique and tool for FPGA projects verification,” in: Proc. 9th East-West Design & Test Symposium (EWDTS 2011) (Sevastopol, Ukraine, 9-12 September, 2011), Sevastopol (2011), pp. 191-195.
[21] Kharchenko, V.; Odarushchenko, O.; Sklyar, V.; Ivasyuk, A., Fault insertion testing of FPGA-based NPP I&C systems: SIL certification issues, Proc. International Conference on Nuclear Engineering (ICONE 22) (Prague, Czech Republic, 7-11 July, 2014), Vol. 6, Paper No. ICONE22-31163, V006T13A022 (2014)
[22] Yasko, A.; Babeshko, E.; Kharchenko, V., Verification of FPGA based NPP I&C systems considering multiple faults: Technique and automation tool, Proc. International Conference on Nuclear Engineering (ICONE 25) (Shanghai, China, 2-6 July, 2017), Vol. 9, Paper No. ICONE25-67065, V009T15A033 (2017)
[23] Kharchenko, V.; Illiashenko, O., Diversity for security: case assessment for FPGA-based safety-critical systems, MATEC Web of Conferences, 76 (2016) · doi:10.1051/matecconf/20167602051
[24] O. Illiashenko, V. Kharchenko, A.-L. Kor, A. Panarin, and V. Sklyar, “Hardware diversity and modified NUREG/CR-7007 based assessment of NPP I&C safety,” in: 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS 2017), Bucharest (2017), pp. 907-911. 10.1109/IDAACS.2017.8095218.
[25] IEC 61508:2010, “Functional safety of electrical/electronic/programmable electronic safety-related systems,” IEC Standards (2010). URL: https://www.iec.ch/functionalsafety/standards/page2.htm.
This reference list is based on information provided by the publisher or from digital mathematics libraries. Its items are heuristically matched to zbMATH identifiers and may contain data conversion errors. In some cases that data have been complemented/enhanced by data from zbMATH Open. This attempts to reflect the references listed in the original paper as accurately as possible without claiming completeness or a perfect matching.