Modular hardware architecture for somewhat homomorphic function evaluation.

*(English)*Zbl 1380.94125
Güneysu, Tim (ed.) et al., Cryptographic hardware and embedded systems – CHES 2015. 17th international workshop, Saint-Malo, France, September 13–16, 2015. Proceedings. Berlin: Springer (ISBN 978-3-662-48323-7/pbk; 978-3-662-48324-4/ebook). Lecture Notes in Computer Science 9293, 164-184 (2015).

Summary: We present a hardware architecture for all building blocks required in polynomial ring based fully homomorphic schemes and use it to instantiate the somewhat homomorphic encryption scheme YASHE. Our implementation is the first FPGA implementation that is designed for evaluating functions on homomorphically encrypted data (up to a certain multiplicative depth) and we illustrate this capability by evaluating the SIMON-64/128 block cipher in the encrypted domain. Our implementation provides a fast polynomial operations unit using CRT and NTT for multiplication combined with an optimized memory access scheme; a fast Barrett like polynomial reduction method; an efficient divide and round unit required in the multiplication of ciphertexts and an efficient CRT unit. These building blocks are integrated in an instruction-set coprocessor to execute YASHE, which can be controlled by a computer for evaluating arbitrary functions (up to the multiplicative depth 44 and 128-bit security level). Our
architecture was compiled for a single Virtex-7 XC7V1140T FPGA, where it consumes 23% of registers, 50% of LUTs, 53% of DSP slices, and 38% of BlockRAM memory. The implementation evaluates SIMON-64/128 in approximately 157.7 s (at 143 MHz) and it processes 2048 ciphertexts at once giving a relative time of only 77 ms per block. This is 26.6 times faster than the leading software implementation on a 4-core Intel Core-i7 processor running at 3.4 GHz.

For the entire collection see [Zbl 1343.68011].

For the entire collection see [Zbl 1343.68011].